A Low-Power 100 MHz Analog FIR Filter for PRML Equalization
نویسندگان
چکیده
This paper presents design of a low-power 100 MHz analog FIR filter for PRML equalization used in the read channel of hard disk drives. The chip consists of 16 channels to provide 15-tap FIR filter operation. By using rotating clocks for sample/hold operation with one dummy channel, timing constraints can be relieved, which results in low-power consumption. The chip incorporates the parallel array of sample-and-hold amplifiers for analog delay line. The sample-and-hold amplifier includes the open-loop unity-gain amplifier with gain-control circuit using replica-biasing scheme, which also improves uniformity among amplifiers. It was fabricated in a 0.8-μm CMOS technology and consumes power of 200 mW for ±1.65 V power supply voltage.
منابع مشابه
A 50 MHz 70 mW & Tap Adaptive EqualizerlViterbi Sequence Detector in 1 . 2 pm CMOS
A new architecture for digital implementation of the adaptive equalizer in Class IV Partial Response Maximum Likelihood (PRML) channels employing parallelism and pipelining is described. The architecture was used in a prototype integrated circuit in a 1.2 pm CMOS technology to implement a 50 MHz adaptive equalizer and Viterbi sequence detector dissipating 70 mW from a 3.3 V supply. 1 .O Introdu...
متن کاملA Low-Power 170-MHz Discrete-Time Analog FIR Filter
A 170-MHz analog finite impulse response (FIR) filter operating from a single 3.3-V supply is described. The design has been fabricated in the HP 1.2m CMOS process and has an area of 2.35 mm by 1.97 mm including bonding pads. This 9tap filter dissipates 70 mW when operating at 170 MHz. The multipliers are implemented using multiplying digital-to-analog converters (MDAC’s) with 6-b resolution.
متن کامل3.0 Equalizer Architecture Parallel Filter Architecture 2.0 System Description a 50 Mhz 70 Mw 8-tap Adaptive Equalizer/viterbi Sequence Detector in 1.2 Μm Cmos
The multiplier is the building block required in the adaptive equalizer that is most costly in terms of both speed and power. Since the power consumed by a CMOS digital circuit is CV 2 f, reducing the power supply and employing one or a combination of parallelism and pipelining can result in a significant power savings [4]. Applications using a power supply of 3.3 V are becoming widespread in o...
متن کاملDesign of Low Power 4-Tap 8-Bit Adiabatic FIR Filter
Digital signal processing (DSP) is used to perform filtering, decimation and down conversion in common communications systems, like in oversampling analog to digital converters in wireless and audio applications. This paper describes a design of low order FIR (finite impulse response) filters to be used at the high sampling rates for achieving a low power DSP implementation. This paper reviews ...
متن کاملA Mixed-Signal Approach to High-Performance Low-Power Linear Filters
We present a new approach to the design of high-performance low-power linear filters. We use p-channel synapse transistors as analog memory cells, and mixed-signal circuits for fast low-power arithmetic. To demonstrate the effectiveness of our approach, we have built a 16-tap 7-b 200-MHz mixed-signal finite-impulse response (FIR) filter that consumes 3 mW at 3.3 V. The filter uses synapse pFETs...
متن کامل